

# STS9NH3LL

## N-channel 30 V - 0.018 Ω- 9 A - SO-8 low gate charge STripFET™ III Power MOSFET

### Features

Туре	V <sub>DSS</sub>	R <sub>DS(on)</sub> max	I <sub>D</sub>
STS9NH3LL	30 V	0.022 Ω	9 A

- Optimal R<sub>DS(on)</sub> x Qg trade-off @ 4.5 V
- Conduction losses reduced
- Switching losses reduced

## Application

Switching applications

## Description

This application specific Power MOSFET is the third generation of STMicroelectronics unique "single feature size" strip-based process. The resulting transistor shows the best trade-off between on-resistance and gate charge. When used as high and low side in buck regulators, it gives the best performance in terms of both conduction and switching losses. This is extremely important for motherboards where fast switching and high efficiency are of paramount importance.





Figure 1. Internal schematic diagram



#### Table 1. Device summary

Order code	Order code Marking		Packaging
STS9NH3LL	STS9NH3LL S9NH3LL		Tape & reel

# Contents

1	Electrical ratings	3
2	Electrical characteristics	4
	2.1 Electrical characteristics (curves)	6
3	Test circuit	8
4	Package mechanical data	9
5	Revision history1	1



# 1 Electrical ratings

Table 2.	Absolute	maximum	ratings
	Absolute	IIIaAIIIIuIII	raungs

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source voltage ( $V_{GS} = 0$ )	30	V
V <sub>GS</sub>	Gate-source voltage	±16	V
Ι <sub>D</sub>	Drain current (continuous) at $T_C = 25 \ ^{\circ}C$	9	А
Ι <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 100 $^\circ\text{C}$	6	А
I <sub>DM</sub> <sup>(1)</sup>	Drain current (pulsed)	36	А
P <sub>TOT</sub>	Total dissipation at $T_C = 25 \ ^{\circ}C$	2.5	W
E <sub>AS</sub> <sup>(2)</sup>	Single pulse avalanche energy	100	mJ
T <sub>J</sub> T <sub>stg</sub>	Operating junction temperature Storage temperature	-55 to 150	°C

1. Pulse width limited by safe operating area

2. Starting  $T_J = 25 \text{ °C}$ ,  $I_D = 6 \text{ A}$ .

#### Table 3. Thermal data

Symbol	Parameter	Value	Unit	
R <sub>thj-amb</sub> <sup>(1)</sup>	Thermal resistance junction-ambient max	50	°C/W	

1. When mounted on 1 inch<sup>2</sup> FR-4 board, 2oz Cu (t < 10 sec.)

# 2 Electrical characteristics

(T<sub>CASE</sub>=25°C unless otherwise specified)

	0					
Symbol	Parameter	Test conditions		Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$I_{D} = 250 \ \mu A, \ V_{GS} = 0$	30			V
I <sub>DSS</sub>	Zero gate voltage drain current ( $V_{GS} = 0$ )	V <sub>DS</sub> = Max rating V <sub>DS</sub> = Max rating @ 125 °C			1 10	μΑ μΑ
I <sub>GSS</sub>	Gate body leakage current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ±16 V			±100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 250 \ \mu A$	1			۷
R <sub>DS(on)</sub>	Static drain-source on resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 4.5 A V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 4.5 A		0.018 0.020	0.022 0.025	Ω Ω

#### Table 4. On/off states

#### Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
g <sub>fs</sub> <sup>(1)</sup>	Forward transconductance	$V_{DS} = 10 \text{ V}, \text{ I}_{D} = 4.5 \text{ A}$		8.5		S
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input capacitance Output capacitance Reverse transfer capacitance	V <sub>DS</sub> = 25 V, f=1 MHz, V <sub>GS</sub> =0		857 147 20		pF pF pF
Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gd</sub>	Total gate charge Gate-source charge Gate-drain charge	$V_{DD}$ = 15 V, I <sub>D</sub> = 9 A $V_{GS}$ = 4.5 V, (see Figure 16)		7.0 2.5 2.3	10	nC nC nC

1. Pulsed: pulse duration=300  $\mu s,$  duty cycle 1.5%



	e maining amos					
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub> t <sub>r</sub>	Turn-on delay time Rise time	$V_{DD}$ =15 V, $I_{D}$ = 4.5 A, R <sub>G</sub> = 4.7 $\Omega$ , V <sub>GS</sub> = 4.5 V (see Figure 15)		12 14.5		ns ns
t <sub>d(off)</sub> t <sub>f</sub>	Turn-off delay time Fall time	$V_{DD}$ =15 V, I <sub>D</sub> = 4.5 A, R <sub>G</sub> = 4.7 $\Omega$ , V <sub>GS</sub> = 4.5 V (see Figure 15)		23 8		ns ns

Table 6.Switching times

#### Table 7. Source drain diode

Symbol	Parameter	Test conditions Mi		Тур.	Max.	Unit
I <sub>SD</sub> I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current Source-drain current (pulsed)				9 36	A A
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	I <sub>SD</sub> = 4.5 A, V <sub>GS</sub> =0			1.5	V
t <sub>rr</sub> Q <sub>rr</sub> I <sub>RRM</sub>	Reverse recovery time Reverse recovery charge Reverse recovery current	I <sub>SD</sub> = 9 A, di/dt = 100 A/μs, V <sub>DD</sub> = 15 V, Tj=150 °C ( <i>see Figure 17</i> )		15 5.7 0.76		ns nC A

1. Pulse width limited by safe operating area

2. Pulsed: pulse duration=300  $\mu s,$  duty cycle 1.5%



## 2.1 Electrical characteristics (curves)

#### Figure 2. Safe operating area







Figure 4. Output characteristics












Figure 5. Transfer characteristics






Figure 7. Static drain-source on resistance



57



#### Figure 8. Gate charge vs gate-source voltage Figure 9. Capacitance variations

Figure 10. Normalized gate threshold voltage vs temperature








Figure 12. Source-drain diode forward characteristics








gure 13. Normalized breakdown voltage vs temperature





# Figure 14. Normalized on resistance vs temperature ( $V_{GS} = 4.5V$ )



SC06000

#### 3 **Test circuit**

Figure 15. Switching times test circuit for resistive load







Figure 17. Test circuit for inductive load switching and diode recovery times







۷





Figure 16. Gate charge test circuit







Figure 20. Switching time waveform




57

## 4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect. The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: *www.st.com* 



	SO-8 MECHANICAL DATA					
DIM.		mm.			inch	
	MIN.	ТҮР	MAX.	MIN.	TYP.	MAX.
А			1.75			0.068
a1	0.1		0.25	0.003		0.009
a2			1.65			0.064
a3	0.65		0.85	0.025		0.033
b	0.35		0.48	0.013		0.018
b1	0.19		0.25	0.007		0.010
С	0.25		0.5	0.010		0.019
c1			45 (	(typ.)	•	
D	4.8		5.0	0.188		0.196
Е	5.8		6.2	0.228		0.244
е		1.27			0.050	
e3		3.81			0.150	
F	3.8		4.0	0.14		0.157
L	0.4		1.27	0.015		0.050
М			0.6	ľ		0.023
S		1	8 (n	nax.)	1	1



57

# 5 Revision history

sion history
;

Date	Revision	Changes
24-Jul-2006	1	Initial release.
15-May-2007	2	Update on Table 2.
12-Dec-2007	3	<ul> <li>Inserted Figure 14: Normalized on resistance vs temperature (V<sub>GS</sub> = 4.5V)</li> <li>Inserted new E<sub>AS</sub> value on Table 2.</li> </ul>



#### **Please Read Carefully:**

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2007 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

